Robust and Accurate Fine-Grain Power Models for Embedded Systems With No On-Chip PMU

نویسندگان

چکیده

This letter a novel approach to event-based power modeling for embedded platforms that do not have performance monitoring unit (PMU). The method involves complementing the target hardware platform, where physical data is measured, with another platform on which CPU data, needed model generation, can be collected. methodology used generate accurate fine-grain models Gaisler GR712RC dual-core LEON3 fault-tolerant SPARC processor onboard sensors and no PMU. A Kintex UltraScale field-programmable gate array (FPGA) as support obtain required by running soft-core representation of but PMU implementation. Both execute same benchmark set collection synchronized using per-sample timestamps so sensor from board matched FPGA. samples are then processed Robust Energy Power Predictor Selection (REPPS) software in order models. achieve less than 2% estimation error when validated an industrial use case follow program phases, makes them suitable runtime profiling during development.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hipdn: a Power Distribution Network for Efficient On-chip Power Delivery and Fine- Grain Low-power Applications

While the semiconductor roadmap is about to locate in 16nm-FinFET (or Tri-Gate) era, power budget is being entitled major concern to contemporary electronics and future nanometer devices. In this work, a new Power Distribution Network (PDN), referred to as HiPDN, is disclosed for further fine-grain power saving and higher power integrity for supplies in multi-voltage domains. The proposed PDN e...

متن کامل

Embedded Memory Bist for Systems-on-a-chip Embedded Memory Bist for Systems-on-a-chip

Embedded memories consume an increasing portion of the die area in deep submicron systems-on-a-chip (SOCs). Manufacturing test of embedded memories is an essential step in the SOC production that screens out the defective chips and accelerates the transition from the yield learning phase to the volume production phase of a new manufacturing technology. Built-in self-test (BIST) is establishing ...

متن کامل

On-chip debug support for embedded Systems-on-Chip

This paper presents an on-chip hardware architecture to support application software development for embedded Systems-onChips (SoC). This architecture provides debug support for one manufacturer's complete SoC platform. This includes a significant number of 16-bit and 32-hit microcontroller and DSP cores, spanning a multitude of application specific systems ranging from wireless systems to engi...

متن کامل

PMU Placement Methods in Power Systems based on Evolutionary Algorithms and GPS Receiver

In this paper, optimal placement of Phasor Measurement Unit (PMU) using Global Positioning System (GPS) is discussed. Ant Colony Optimization (ACO), Simulated Annealing (SA), Particle Swarm Optimization (PSO) and Genetic Algorithm (GA) are used for this problem. Pheromone evaporation coefficient and the probability of moving from state x to state y by ant are introduced into the ACO. The modifi...

متن کامل

‏‎design of an analog ram (aram)chip with 10-bit resolution and low-power for signal processing in 0/5m cmos process‎‏

برای پردازش سیگنال آنالوگ در شبکه های عصبی ، معمولا نیاز به یک واحد حافظه آنالوگ احساس میشود که بدون احتیاج به ‏‎a/d‎‏ و‏‎d/a‎‏ بتواند بطور قابل انعطاف و مطمئن اطلاعات آنالوگ را در خود ذخیره کند. این واحد حافظه باید دارای دقت کافی ، سرعت بالا ، توان تلفاتی کم و سایز کوچک باشد و همچنین اطلاعات را برای زمان کافی در خود نگهدارد. برای پیاده سازی سیستمی که همه این قابلیتها را در خود داشته باشد، کوشش...

15 صفحه اول

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Embedded Systems Letters

سال: 2022

ISSN: ['1943-0671', '1943-0663']

DOI: https://doi.org/10.1109/les.2022.3147308